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We report the development of a low temperature (;400 °C) and low pressure (;0.5 kg/cm2)
spin-on-glass ~SOG! wafer bonding technique that can bond compound semiconductors and silicon
without using chemical-mechanical polishing, surface etching or other intermediate materials in the
bonding process. The relation of bonding quality and applied bonding pressure was studied. Cross
sectional transmission electron microscopy analysis shows that the bonding interface is smooth,
uniform and did not generate dislocations. Using this SOG bonding method, simulated
vertical-cavity surface-emitting laser ~VCSEL! structures that consist of GaInAs and InP cavities
sandwiched by Al–oxide/Si distributed Bragg reflectors ~DBRs! were successfully bonded to a
silicon substrate with the bonding interface located outside the bottom DBR away from the VCSEL
cavity. © 2002 American Vacuum Society. @DOI: 10.1116/1.1464832#I. INTRODUCTION
Wafer bonding techniques have been developed to inte-
grate two lattice mismatched materials and devices.1,2 The
limitation of lattice matching on crystal growth can be alle-
viated by adopting a wafer bonding process into the device
fabrication. Wafer bonding processes can be classified as di-
rect or indirect bonding depending on whether a third mate-
rial is used as the bonding agent or not. Successful examples
of direct wafer bonding include high brightness visible light
emitting diodes, in which the (AlxGa12x)0.5 In0.5P/GaAs ac-
tive layer was bonded to transparent GaP substrates,3 and
long-wavelength vertical-cavity surface-emitting lasers ~VC-
SELs! where 1.3 or 1.55 mm GaInAsP/InP active regions
were bonded to a GaAs/AlGaAs distributed Bragg reflector
~DBR! grown on a GaAs substrate.4,5 Direct wafer bonding
is usually performed at temperatures higher than 650 °C un-
der uniaxial pressure. Special treatments like chemical-
mechanical polishing ~CMP! and wet etching are required to
ensure the surface flatness, cleanliness and absence of sur-
face oxides for the two wafers to be bonded together. In the
case of indirect bonding, polymer or polyimide materials
have been used as bonding agents to produce hybrid, opto-
electronic devices such as smart pixels.6,7 Polymer materials
are easy to apply and can be cured at temperatures as low as
300 °C. However, the thermal stability of polymers could be
a problem if subsequent processing requires a heat treatment
at elevated temperatures.
Spin on glass ~SOG! can also be used as a bonding ma-
terial. SOG solutions consist of silanol ~Si–OH! and methyl
(CH3) polymers dissolved in an alcohol/acetone solvent. It
can be applied uniformly because of its low viscosity. Pre-
treatment of the wafer surface before bonding such as pol-
ishing and etching is less critical in this case since SOG can
fill and smooth out the surface roughness of bonding wafers.
After curing at a relatively low temperature, around 400 °C,
SOG possesses better thermal stability than polymers. SOG
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insulator applications and to join GaInAsP/GaAs for opti-
cally pumped VCSELs.8–11 However, those applications re-
quired either a very high bonding temperature (;1150 °C)
or another pre-deposited intermediate layer, such as silicon
nitride or silicon dioxide. In this article, low temperature
(;400 °C) and low pressure (;0.5 kg/cm2) wafer bonding
of GaAs, InP and Si substrates using SOG as a bonding
medium are presented without the aid of CMP, surface etch-
ing or other intermediate layers. The relation between SOG
thickness and bonding pressure was studied. Then, the bond-
ing of a simulated VCSEL structure to a Si substrate by this
SOG bonding technique was demonstrated with the bonding
interface formed outside the optical cavity.
II. EXPERIMENT
The bonding procedure started with sample cleaning.
GaAs, InP, and Si samples were cleaved into 1 cm by 1 cm
pieces and then cleaned sequentially by acetone, methanol,
isopropyl alcohol and de-ionized water with ultrasonic agita-
tion. Cleaned samples were blown dry by nitrogen and baked
at 125 °C to drive out surface moisture. After cleaning, the
SOG solution was spin coated to each sample. Two different
SOG solutions were used in this study, siloxane and silicate
SOG. The spin rate was set at 1200 rpm so that SOG re-
mained liquid on sample surface for better bonding ability.
Then two SOG coated wafers were brought to face-to-face
contact immediately. Attached samples were placed between
two thermally conductive graphite pads and uniaxially pres-
surized in the direction perpendicular to sample surfaces.
The bonding pressure was defined by dividing the weight
applied on the sample over the sample size. The pressure
ranged from 0.1 to 0.6 kg/cm2. As clamped by pressurized
graphite pads, SOG bonded samples were heated and cured
in an open tube quartz furnace in a nitrogen ambient. The
temperature of the furnace was ramped up from 50 to 400 °C
in 2 h and stayed at 400 °C for 1 h before ramping down to
room temperature. The SOG bonding interface was inspected7522Õ202Õ752Õ3Õ$19.00 ©2002 American Vacuum Society
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~XTEM!. To prepare samples for XTEM, the SOG bonded
wafers were first sliced by a dicing saw to 3 mm by 1 mm
pieces. Then the sample slice was mechanically polished
from 1 mm to a thickness around 25 mm. The thickness of
the sample was further reduced by ion milling before XTEM.
During the XTEM sample preparation, the SOG bonding in-
terface experienced a strong mechanical stress due mostly to
the sample dicing, lapping and polishing processes.
III. RESULTS AND DISCUSSIONS
All samples bonded with silicate SOG disintegrated dur-
ing the XTEM sample preparation in this study. They tended
to separate when cut by the dicing saw. Examining the de-
tached samples under optical microscope, we have noticed
that the remaining silicate SOG film on wafer surface had an
irregular surface profile and randomly distributed cracks. The
main reason for the separation of bonded wafers when expe-
riencing mechanical stresses is due to the low cracking resis-
tance of the silicate SOG film as discussed below. The crack-
ing resistance of a SOG film was found to be closely related
with the film shrinkage after curing. The volume of silicate
SOG shrinks as much as 15%.12 The internal stress caused by
film shrinkage results in a low cracking resistance and a
weak bonding strength for the silicate SOG film. This result
indicates that the silicate SOG is not suitable for wafer bond-
ing under the bonding conditions investigated. On the other
hand, the film shrinkage of siloxane SOG is only 4% and
thus siloxane SOG has a higher cracking resistance than the
silicate SOG.12 The following discussions are focused on the
siloxane SOG bonding.
Since the SOG between bonding wafers was liquid before
bonding pressure was applied, the ultimate thickness of the
SOG film was determined by the bonding pressure. The re-
lation of siloxane SOG film thickness and the applied pres-
sure was evaluated from the XTEM results as shown in Fig.
1. The thickness of SOG film reduced dramatically with in-
creasing pressure. The SOG film was as thick as 3.15 mm
when the bonding pressure was only 0.1 kg/cm2. When the
pressure was 0.6 kg/cm2, the bonded SOG film was only 25
FIG. 1. Siloxane SOG film thickness vs applied bonding pressure. The SOG
thickness decreased from 3.15 mm to 25 nm as the bonding pressure in-
creased from 0.1 to 0.6 kg/cm2. The line is an exponential fit to the experi-
mental data.JVST B - Microelectronics and Nanometer Structuresnm thick. Thin interfacial SOG film is generally preferred
because it induces less material stress and thermal resistance
to the bonded device than thick SOG film. Samples bonded
with a pressure higher than 0.3 kg/cm2, which corresponded
to SOG films thinner than 500 nm, were found to be more
robust. The mechanism of SOG bonding was reported as the
result of chemical and physical adsorption occurring at the
SOG/substrate boundary.9 If the bonding pressure was too
low, the semiconductor wafer may not be able to keep an
intimate contact with the SOG film and the interaction be-
tween SOG and wafer reduced. Thus, a bonding pressure
larger than 0.3 kg/cm2 is found necessary to ensure strong
bonding strength.
Figure 2 is the XTEM picture of two GaAs wafers bonded
by siloxane SOG under a 0.5 kg/cm2 pressure. The SOG film
is as thin as 25 nm. The bonding interface is uniform and
smooth without any threading dislocation being generated.
This SOG bonding method can not only join two identical
substrates but also integrate different materials. GaInAs and
InP VCSEL-like cavities were also bonded to Si substrates
using this technique. Figure 3~a! shows the scanning electron
microscopy ~SEM! picture of a SOG-bonded GaInAs layer
with a six-period Al–oxide/Si DBR designed for a wave-
length of 1.55 mm on a Si substrate. Before bonding, the
1-mm-thick Ga0.47In0.53As layer was grown on a ~100! n-type
InP substrate by molecular beam epitaxy. On top of the as-
grown wafer, the bottom Al–oxide/Si DBR was deposited by
e-beam evaporation. Then the wafer was prepared for the
SOG bonding as described above. After being bonded to the
Si substrate using siloxane SOG, the InP substrate was re-
moved by HCl wet etching. Processes such as device pattern-
ing, contact formation and the top DBR coating could then
be performed on the exposed GaInAs layer. A complete
VCSEL-like structure with a 1-mm-thick InP cavity was fab-
ricated by the processing mentioned above. As shown in the
XTEM picture of Fig. 3~b!, the InP cavity was sandwiched
by Al–oxide/Si DBRs and bonded to a Si substrate using
SOG as the bonding medium. These results demonstrated
that the siloxane SOG bonding method can bond combina-
tions of various materials for device processing. In addition,
FIG. 2. XTEM micrograph of SOG bonded GaAs wafers. The bonding tem-
perature is 400 °C and the bonding pressure is 0.6 kg/cm2. The bonding
interface is smooth and dislocation free.
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away from the VCSEL cavity so that its impact to the laser
active region as well as its performance is minimized.
IV. CONCLUSIONS
In conclusion, we have developed a low temperature
(;400 °C) and low pressure (;0.5 kg/cm2) SOG wafer
bonding technique that can bond compound semiconductors
and silicon without using CMP, surface etching or other in-
termediate layer in the bonding process. Two types of SOG,
silicate and siloxane SOG, were studied as the bonding me-
FIG. 3. ~a! SEM micrograph of a SOG bonded GaInAs/DBR structure on a
Si substrate. The InP substrate has been removed and further processing can
be performed on the exposed GaInAs layer. ~b! XTEM micrograph of a
SOG bonded InP VCSEL-like structure on Si substrate. The top and bottom
Al–oxide/Si DBR stacks were deposited by e-beam evaporation.J. Vac. Sci. Technol. B, Vol. 20, No. 2, MarÕApr 2002dium. Wafers bonded with silicate SOG showed low crack-
ing resistance and could not sustain the mechanical stress
from sawing and polishing during XTEM sample prepara-
tion. Siloxane SOG provided better bonding strength than
silicate SOG. The siloxane SOG thickness at the bonding
interface greatly depended on the pressure applied during the
bonding process. Wafers bonded with a pressure larger than
0.3 kg/cm2, which resulted in a SOG thickness less than 500
nm, were found to be more robust. Since the SOG is fully
cured after the bonding process, the cured SOG allows pro-
cessing temperatures of more than 500 °C.12 This tempera-
ture allowance is enough for the needs of thermal annealing
and forming ohmic contacts during device fabrication.
VCSEL-like structures which consist of GaInAs or InP cavi-
ties and Al–oxide/Si DBR stacks were successfully bonded
to silicon substrates. In this demonstration, the SOG bonding
interface was formed outside the VCSEL cavity, which could
greatly reduce the impact of wafer bonding on the active
region. Thus, this low temperature, low pressure, and low
cost SOG bonding method has a great application potential
in device fabrication.
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